获取来自领导者和RISC-V创始人的最新洞见
SiFive Blog 是您获取有关处理器IP、计算密度、芯片架构和创新突破最新消息的首选来源,无论是制造出色的可穿戴设备和消费电子产品,优化数据中心,还是构建下一代汽车。请经常查看,第一时间了解我们发布的最新内容。
December 2018
SiFive - December 18, 2018
Open Standards Work!
We are really excited to see Wave Computing announce the open MIPS ISA and R6 processor core. SiFive would like to congratulate and welcome MIPS to the open-source community with its MIPS Open Initiative. The addition of the MIPS 32 and 64-bit open ISA will provide more options freely available to SoC designers. The open-source processor community, based on the RISC-V ISA, is thriving, and the addition of MIPS underscores the fact that the world is indeed becoming more open. Open ISA enables chip designers, innovators and academics to explore and expand their designs. The ability to add extensions to the base ISA makes it an attractive option for applications requiring special configurations. Chip designers no longer have to settle for an off-the-shelf processor. SiFive RISC-V cores have enabled a high degree of customization, which our customers have loved and used to create designs at 1/3 the power and area versus other solutions.
博客
- Oct 2024
- Sep 2024
- Aug 2024
- Jul 2024
- May 2024
- Apr 2024
- Mar 2024
- Nov 2023
- Oct 2023
- Sep 2023
- Jul 2023
- May 2023
- Mar 2023
- Jan 2023
- Nov 2022
- Oct 2022
- Sep 2022
- Aug 2022
- Jun 2022
- Feb 2022
- Jan 2022
- Dec 2021
- Nov 2021
- Sep 2021
- Jul 2021
- Jun 2021
- Apr 2021
- Mar 2021
- Nov 2020
- Oct 2020
- Sep 2020
- Aug 2020
- Jul 2020
- Apr 2020
- Mar 2020
- Feb 2020
- Jan 2020
- Dec 2019
- Nov 2019
- Oct 2019
- Sep 2019
- Jul 2019
- Jun 2019
- May 2019
- Mar 2019
- Feb 2019
- Jan 2019
- Dec 2018
- Oct 2018
- Sep 2018
- Aug 2018
- Jul 2018
- Jun 2018
- May 2018
- Apr 2018
- Mar 2018
- Feb 2018
- Jan 2018